

DEVICE SEE SUSCEPTIBILITY FROM HEAVY IONS (1995-1996)

D. K. Nichols, J. R. Coss, T. F. Miyahira, H. R. Schwartz, G. M. Swift
Jet Propulsion Laboratory
California Institute of Technology
Pasadena, California

and

R. Koga, W. R. Crain, K. B. Crawford, S. H. Penzin
Space Sciences Laboratory
The Aerospace Corporation
El Segundo, California

Abstract

A seventh set of heavy ion single event effects (SEE) test data have been collected since the last IEEE publications. SEE trends are indicated for several functional classes of ICs.

Introduction

SEE test programs at JPL, The Aerospace Corporation, and other organizations are continuing, in order to assess specific part performance and trends. Six compendia have been published since 1985-- in IEEE-NS Transactions (1,2,3,4) and the Workshop Record (5, 6). In this paper, the authors extend the data base for 240 new parts, arranged according to technology, function and manufacturer in order to identify trends and data gaps.

The compilation of data are presented in tables very similar to those of previous compendia. However, a separate column is now provided to highlight latchup response, by listing the latchup LET threshold in units of MeV/(mg/cm²) and the device latchup cross section. The listed cross section is not always tied so closely to a fixed beam ion LET as that for soft errors. Thus it should be regarded as only representative. In earlier papers, these data were listed in the "Remarks" column when known.

It should be emphasized that these data are new. For a complete compendium of all existing SEE data, one needs to use this paper in conjunction with references 1 through 6. Older data are, of course, less likely to describe present day device response-- even those taken for the same manufacturer and number. The best data is that taken for devices of the same well-defined lot; a rarity in this era of widespread use of commercial devices.

Testing Approaches

The experimental procedures, such as those used by JPL and The Aerospace Corporation, are evolutionary and are described in detail from time to time in December issues of IEEE Transactions on Nuclear Science (7,8) or in in-

house reports. In general, procedures comply with the updated guideline for SEE testing set forth by the ASTM F1.11 document (9).

Organization and Scope of Data

This paper summarizes soft error and latchup experimental test data of 1995 and 1996 from the Jet Propulsion Laboratory (JPL), The Aerospace Corporation (A), the Goddard Space Flight Center (GDD), and others. Not included are data sets on power transistor burnout and single event gate rupture reported by JPL in 1994 (10) and updated in 1996 (11), which require a more complicated format. The most recent 1997 data is also not here-- see instead JPL's RADATA data base (16).

The 1995-1996 data and some early 1997 data are presented in Table 1. These data represent a substantial abbreviation and ignore statistical features altogether. Users are cautioned that manufacturers (See Appendix I for manufacturer abbreviations) may often change their process and thus device SEE susceptibility, without changing part number or notifying outsiders. Hence, a confirmatory test of flight parts is always good policy. Additional appendices supporting Table 1 are Appendix II, Abbreviation of test organizations, and Appendix III, Abbreviation of test facilities. Appendix IV is a copy of a data page that was inadvertently omitted from the corresponding table of the 1995 compendium (6).

Trends & Limitations

Trends and device comparisons in the recent data are offered in the "Remarks" column of Table 1 and in the following section. The organized tabular format is designed to facilitate comparisons. Special studies, such as the nature of single event transients, variation of SEE response with temperature, or a comparison between heavy ion data from different test facilities, are beyond the scope of this presentation.

An Evaluation of SEE Data

All data are broken down according to certain functional categories for ease of reference and convenience in comparison. These categories include microprocessors & microcontrollers, logic devices, RAMS, PROMS, ASICs, gate arrays, A/D and D/A converters, DC/DC power converters, linear devices and miscellaneous devices,. In addition there are new data categories or subcategories for ECL bipolar logic, CMOS DSP'S, flash memories and Ethernet (LAN) devices.

Test temperatures are at ambient unless otherwise noted. It is well known that higher temperatures exacerbate latchup phenomena and often so do higher voltages. Thus JPL and others may impose these conditions [within spec] on the test. Lot date codes are provided when they are known and are meaningful. Commercial date codes may bear little relation to lot fabrication-- they may refer instead only to receipt or delivery of parts batches.

References to threshold mean that a measurement taken with a fluence (time-integrated flux) of 10^6 ions/cm² yielded no upsets (soft errors or latchup)

unless otherwise noted. The LET is the "effective LET" obtained by multiplying the inherent beam LET (dictated by the ion species and its energy) by the secant of the incident beam angle as measured from the perpendicular.

The concept of effective LET, that it is proportional to deposited charge in a wafer-like sensitive volume of large lateral dimensions, is often appropriate but frequently challenged. It does not usually apply to permanent errors nor very small elements, such as DRAM cells. Also data obtained by two different ion species having the same effective LET never match exactly, as is to be expected,

The end usage of SEE data is often a calculation of SEE rates for a known environment. For such calculations, a plot of device cross section vs LET is highly desirable and may require a computer to integrate the flux over LET and incident angle, for some assumption regarding the shape of the sensitive volume. It will be necessary to refer to the literature in IEEE Transactions on Nuclear Science (December issues) to pursue this calculation.

As a last resort, a very coarse approximation that will always overestimate the true rate is obtained by multiplying a step function approximation for the cross section (say, its saturated value above the threshold LET) by the "effective flux" of ions (including obliquely incident ions) having an "effective LET" equal to or greater than the device's measured threshold LET. If the rate calculated in this approximate manner is acceptable to the user, the more exact calculation may not be necessary.

A. Microprocessors & Microcontrollers

Several test groups obtained SEE data for microprocessors this year, and the emphasis remained on investigation of 32-bit machines. However, Matra Harris Semiconducteurs listed a set of five 8-bit Temic type microprocessors in their "Temic/Matra MHS Radiation Evaluation Results Table" (July, 1996). A high latchup resistance was an important common denominator for the Temic machines.

Latchup data for 32-bit microprocessors included IDT's CEMOS-5 technology, with a latchup threshold that varies with choice of epi thickness. Also tested were Intel's 386 and several variants of the 486 machines; the CHMOS IV technology is susceptible to latchup, but the later CHMOS V (0.8 micron feature size) variation showed higher resistance to latchup. Conspicuously missing are test data for any of **Intel's Pentium devices**, but a JPL test [unpublished] of the AMD Pentium showed it had a very high latchup sensitivity to heavy ions and protons. CNES (France) tested the INMOS T805 transputer extensively and evaluated dynamic vs static test modes, with cache enabled or disabled. The transputer had a modest latchup threshold [See Table 1.] IBM (now Lockheed Martin Federal Systems) tested one of five chips comprising Loral's RAD6000 machine, fabricated with RHCMOS-E technology. These data showed a relatively high soft error threshold and the only demonstrated immunity to latchup of the 32-bit machines during this test period. Note, however, that other latchup-proof machines may exist, such as the 32-bit Mongoose reported in an earlier compendium.

Soft error thresholds are consistently low to moderate for these machines, with LET threshold [LET(th)] ranging from <2 to 15 MeV/(mg/cm²). Most of

these microprocessors were also very susceptible to latchup as noted. Aerospace provided a set of data for Motorola machines, having low soft error and latchup thresholds. The hardest part tested in this period was the Loral chip. It and some other evolutionary versions in development offer a tempting new addition to the limited set of tested rad hard, high-capability microprocessors.

Testing of several microcontrollers and various other processors included 8-bit, 16-bit and 32-bit machines. All of these devices were susceptible to soft errors and latchup, with the exception of the very hard Plessey 2901 microprocessor slice.

We are still waiting for the arrival of radiation-hardened DSP's. Note that DSP's latchup readily, and one 32-bit DSP (TIX SMJ320C30GB) exhibited snapback at a low LET.

B. Logic Devices

The era of massive testing of logic devices seems to be over. There are some new data for 3V devices and for ECL (bipolar) technology for the first time. The ECL technology provides high-powered but very fast (<1ns) devices. There are also data for phase lock loops; the latter devices demonstrate frequency shifts and other types of lost functionality.

C. Static Random Access Memories (SRAMs)

There is little SRAM data this period. The largest bulk of SRAM data were taken from a table presented by Matra (Temic) at a recent IEEE conference, and little is known about test details. It appears that all these CMOS devices are consistently resistant to latchup.

Again we see Aerospace tests of ECL technology -- latchup-proof as expected. ECL tests include low capacity SRAMS with a heightened SEU vulnerability relative to their CMOS counterparts. Their high power requirements imply that external temperature control be provided. This problem, and the need to adjust logical levels to CMOS voltages have inhibited testing of ECL in the past.

D. Dynamic Random Access Memories (DRAMs)

A block of data for 16 M DRAMs taken by LaBel [12] yield some interesting generalizations. As always, DRAMs have a very low LET threshold (usually <1.4 MeV/mg/cm²) and very high cross sections (up to 3 cm².) Most errors are standard single bit upsets (SE US) or latchup (SEL). Block errors sometimes occur, however, in which a single ion strike causes a (partial or full address) column or row to be in error. Also observed was a single event functional interrupt (SEFI)-- a test or standby (low power) mode of operation with original currents, requiring either a reinitialization or a power cycling to recover. More detailed studies revealed that the SEFI failure mode will not occur if normal refresh rates are maintained.

Stuck bits which cannot be reprogrammed after irradiation were also sometimes seen. The stuck bits can be handled by an EDAC code in a manner similar to single bit errors as long as they do not occur with high frequency. The

EDAC code would simply detect them and correct them. Multiple bit upsets (MBU) in which a single ion strike induced multiple upsets within a word or byte are not observed nor expected. This problem is prevented by the physical design layouts in which physically adjacent cells within the device (which might upset simultaneously) belong to different logical words.

His test results also showed little dependence on the test mode (dynamic or static) nor access method (byte or page.) This is consistent with the fact that refreshing of memory cells is typically going on when the device is not being written or read. Thus, even in a static (data storage) mode, cell access through memory refresh cycles is being performed.

One data entry (Toshiba TC51 832p DRAM) was reported for the "quasi-heavy ions" provided by a He-ion microprobe, T. Matsukawa et al [13] have used a microprobe at Waseda University, Tokyo, to focus one or more 1.0 to 4.5 MeV He ions onto a 2 micron diameter area. By counting the ions, delivered in 5 microsec intervals, they can determine an equivalent LET threshold for their test device. One limitation of this technique is that it is "only applicable to devices with a sufficiently large time constant of its circuitry," such as DRAMs and nMOS SRAMs. Ion doses were found to be insignificant,

E. Flash Memories & PROMS

A new device category was opened for flash memories, in response to several recent tests. A flash memory is an EEPROM plus microcontroller or state machine located on the same chip. These devices are of high present interest because they provide a useful alternative to high-density commercial storage technology not requiring frequent write operations. Tests by JPL [14] and ESA [15] are especially noteworthy.

The JPL test explores in depth the Intel SV (smart voltage) and Intel -SA versions of a 16 Mbit flash memory as well as 16 Mbit & 32 Mbit Samsung flash memories. The dominant responses are control errors induced by the microcontroller (or state machine.) This is evidenced by some test runs in which the control regions of the flash memory are masked out. In one instance, such a shielding permitted individual memory soft errors to become visible-- for the Intel SV version, with a well-defined threshold and cross section. However, it is the control errors that provide the greatest interest. They are fairly rare (see cross section and LET threshold data in the table or Ref. 14), but they are devastating. Failure modes include many lockups, requiring power-down and restart to continue test. Failures can arise from stuck bits (SAM 16 Mbit only), high current modes (205 mA) released during the read mode, partial byte flips, whole device flips, temporary high current spikes (tens of mA.) Tests were performed during "read mode" (read only after irradiation of the static part) and "write mode" (erase, write & read during irradiation.) The effects were worse during "write mode," and frequently included block erasures. However, the latter scenario is expected to be rarely used in space. Test were also performed on unpowered devices to confirm that the memory contents were safe in that mode.

The ESA test surveyed many different kinds of volatile memories including several older and smaller (-1 M) flash memories. It included data for three main groups of devices: namely, Ultra Violet erasable Electrically Programmable Read Only Memories (UVEPROMs), Flash-Erasable and Programmable Read Only

Memories (flash EPROMs also known as flash memories), and Electrically Erasable and Programmable Read Only Memories (EEPROMs.) Some of the data in Ref. 15 were published in the previous JPL compendium [6], so not all were included herein.

ESA'S UVEPROMS and flash memories were programmed prior to test and only checked in the read mode. The EEPROMs were programmed during the test and measured in both read and write modes. For SEE testing in the read mode, following programming, normal read cycles were carried out to check the memory content. In the write mode, a test cycle was used-- first a write "1" followed by three read cycles; then a write "0" followed by three read cycles. The three read cycles allow the separation of errors into "read errors" having one error in one of the three read cycles and "write errors" having the same error in all three cycles. None of the three groups of parts exhibited any type of SEE. when they were unbiased.

ESA data included measurements for transients, soft errors and latchup. Transient errors occur in some parts from all three groups; they are a corruption of the read cycle. Transients in the UVEPROMs cause no loss of memory content, but the content may or may not be lost in flash memories. Flash memories exhibit other peculiar effects, such as single bit errors, word errors, 1K page errors and complete erasure. However, none of the flash types showed latchup, transient errors or SEUS during proton testing of > 1010300 MeV protons/cm². EEPROMS showed more errors when tested in the write mode than in the read mode. However, read mode tests include such error modes as transient bit, word and block errors; "chessboard" address errors; latchup and device erasures. Write mode tests showed errors or loss of functionality, latchups; bit, byte and block errors; address failures at higher LETs. Write tests with protons also show errors in some EEPROMS.

F. Application Specific ICs (ASICs), Programmable Array Logic (PALs) & Field Programmable Gate Arrays (FPGAs)

Flight applications of FPGAs are increasing as more designers start to utilize these devices. In the commercial and military market places, devices with new architectures and increasing performance and density levels are constantly appearing. A variety of NASA, ESA, and industry groups are involved in the testing and evaluation of these devices.

A strong experimental and tutorial effort was provided by R. Katz (17) who warns that interpretation of FPGA data and test configurations is non-trivial. For SRAM-based FPGA's, he notes that along with typical data upsets, the configuration of the part may be changed by an SEU in the configuration cell-- dubbed Single Event Reconfiguration (SER). Other classes of errors include upsetting on-chip reset circuits in an FPGA, an effect seen earlier in a PAL or a TAP controller. Katz also warns that Actel dice are fabricated by more than one foundry, implying again that one must take care in the use of radiation data,

A discussion in Ref. 17 also considers the unintentional reprogramming in flight of any programmable device. Failure modes are seen when open fuses become reconnected over time He notes that many of the new programmable logic technologies are susceptible. Examples are permanent damage to EEPROMS during a write cycle when high voltage is present; a second is the

upsets of temporary storage registers when an operation is taking place. For dielectric antifuse devices, permanent damage can occur in the antifuse programming element via many different failure modes.

G. Other Linear Devices

This category includes transceivers, drivers, receivers, pulse width modulators (PWMS), operational amplifiers and comparators. Some other linear devices are located in an earlier category for "Logic etc." The devices here are more complicated, and the op amps and comparators are susceptible to single event transients (SETS) -- a potentially serious failure mode which can affect nearby components.

A new subset of linear data was provided by JPL's large scale test of six manufacturers' RS485 transceivers, which can sometimes be used for RS422 applications. All were tested for latchup only, and several were tested at both room temperature and a worst case elevated temperature. Most of these devices were very resistant to latchup.

The op amps and some slow comparators were tested by JPL during this period (1 8). JPL used a technique of repeated photographic images of transients induced by several ion strikes during a run. Thus, the data showed expected variations arising from random hit locations which in turn proved to be predictive of the changes in transient response vs. LET (found later with different ions.) Their data showed serious vital signs for output transients: a low LET threshold, high cross sections, very high voltage transient amplitudes (often rail-to-rail) and extended pulse durations (microsecs.) It is expected that SETS at the output of comparators are especially dangerous, because they bridge the analog-digital interface. Some data taken for small hybrids (not reported here), such as a DCDC converter and an optocoupler, show a very drastic response to the SETS generated by a susceptible comparator within their circuitry.

H. Analog to Digital Converters(ADCs) & Digital to Analog Converters (DACs)

A rather random selection of ADC and DAC data are presented this year. Perhaps the key question is how to interpret it. Turf linger has observed (19) that it may be correct to divide the cross section by the sample rate (for those devices which allow a variable sample rate.) The argument goes (I believe) that single events only occur during certain portions of each clocked cycle. The more cycles per second, the more chances of upset. It is possible that this problem can be solved analytically-- at least in principle. Perhaps there are certain limits on sampling speed for which it applies. JPL was interested in testing this out, but so far have only been able to obtain test funds for a few devices with fixed internal clocks.

1. DC/D_C_Power Converters

Devices of this new test category have recently received attention for space flight. A key characteristic of this device type is a propensity to lose or drop out voltage [also known as restart errors] as a result of single ion strikes. Earlier test data showed a spontaneous recovery after several milliseconds, but

more recent data have shown cases where the voltage dropout is permanent. The permanent dropout to 0 volts can be restored by powering off and then turning the device back on.

J. Network Interface Controllers & Miscellaneous Devices

Another new device subcategory was opened to report MMS tests of Ethernet LAN components. The data include latchup tests (which ruled out further soft error testing of some devices), heavy ion soft error tests of the DP8392 and AMD AM79C98 device, plus some proton test data. The existence of proton soft error upsets for NSC's DP83932, DP83956 [which were untested for heavy ion soft errors] can be used to infer a heavy ion cross section threshold of $<10 \text{ MeV/mg/cm}^2$. The soft error cross section for the bipolar DP8392CV coaxial transceiver interface device was characterized extensively, since it did not latchup. Different susceptibilities are reported for the "transmit mode" and the "receive mode." The data is presented as cross section per transmitted bit, in keeping with other types of electrical characterizations.

Conclusion

As always, it is important to realize that test data may not be applicable to the devices a project has in hand, due to known or unheralded changes in fabrication. This observation is especially likely to be true if the device type is in the forefront of recent developmental or evolutionary changes. Where known, such differences in fabrication are listed in the table, but there has not been a concerted effort to provide this information consistently by all test groups. Such lack of information is also a price one pays for using commercial off the shelf parts (COTS). The best insurance of system protection is an accelerator test of flight parts from a well-defined flight lot.

Table

Table 1, SEE Data for 1995-1996

Test Org	Device	Function	Technology	Mfr	Tested Bits	Effective	SEU	Device SEU	cross	Facility	Latchup (LU) Data...	Remarks
					'LET'	Threshold	Cross Section		Section		L E T threshold & device cross section	
					MeV/(mg/cm ²)	(cm ²)	Per Bit (sq micron)				MeV/(mg/cm ²) & cm ²	
Microprocessors												
11 E	(Temic) MicroP (32-bit)	CMOS	—	MTA	5	—	50	Unknown No	LU>75	TEM		
12F/Temic	MicroP (32-bit)	CMOS	—	MTA	—	—	40	, 1.1 ... 100	—	TEM		
2 TAM	80486DX4	MicroP (32-bit)	3LM CMOS [3.45V] 0.5 mic.	AMD various	-1.5 (cache enabled)	2.5E-3	LET=25 (unst)	TAM	LU(th)=5		Eight error modes seen. Kouba & Choi, Test Report Dec. 30, 1996	
					-4.5 (cache disabled)	2.5E-3	LET=25 (unst)				Same as above	
3 NPL	7983081 RISC	MicroP (32-bit)	CEMOS-5 (5,8,10,12 mic epi)	IDT	—	—	—	BNL	LU(th)=12.4E-3cm ²		LU data listed for 12 mic epi. For 10,8,6 mic epi, LU(th) = <26, >30, >60. Stapor, RADECS95	
3 GDD	80386DX-20&25	MicroP (32-bit)	CHMOS IV	INT	—	2.4	1E-4 to 1E-3	BNL	LU(th)=20, >25, >cm ²		Nondestructive LU. Moran, RADECS95 p.263	
3 GDD	M090396-25/B	MicroP (32-bit)	CHMOS IV	INT	Custom S/W	45	(lockup cleared by reset), 5.5 (cleared by power cycle)	BNL	LU(th)=31		Microlatchup only. Label, 96 IEEE Workshop Record	
3 GDD	M092380-25/B	Integral peripheral	CHMOS III	INT	Tied to 386, 3.4 (reset errors cleared by reset)	—	—	BNL	LU(th)=15 to 20		Microlatchup. A classic LU or SEU self-test? Label, 96 IEEE Workshop Record	
3 GDD	80486DX-33	MicroP (32-bit)	CHMOS IV, 1.0 mic	INT	Syst routine	-3 (cache enabled)	2E-4	BNL	LU(th)=20		LU is catastrophic. Moran, Label et al, RADECS95 p.263. See below	
3 GDD	80466A-21	MicroP	CHMOS IV (repackaged) SPE	Custom S/W, 5.5 (count), -4 (lockup cleared by reset), 6 to 11 (lockup cleared by power cycle), -5 (cache disabled)	—	—	—	BNL	LU(th)=36		Microlatchup only. Label, 96 IEEE Workshop Record	
3 GDD	80486DX2-65	MicroP (32-bit)	CHMOS V, 0.8 mic	INT	Syst routine	-5 (cache enabled)	2E-4	BNL	No LU>90		Same as above. Proton data exist	
					See "Table of SEUs-Cache Enabled vs Disabled" in Ref.						Microlatchup @ LET<20, <1E-4 cm ² . Moran, Label et al, RADECS95 p.263	
3 TAM	80486DX4	MicroP (32-bit)	BHCMOS [3.3V] 0.6 mic	INT	various	3.5 (cache enabled)	3E-4	TAM	LU(th)=40		Same as above. Proton data exist	
					6.5 (cache disabled)	3E-5					Eight error modes seen. Kouba & Choi, Test Report Dec. 30, 1996	
3 CNES	T805	Transputer (32-bit)	CMOS	ISM	Static & dyn	-2	Worst case: dyn+cache enabled 1000 (reg), 500 (cache) IPN	IPN	LU(th)=36		Bezerra, RADECS95 preprint Dynashort applications, static=register, PAM	
3 IBM	RA46000 Fixed Pt MicroP (32-bit)	RHCMOS-E	CMOS/epi	Loral/FSC 1 of 5 chips	15	—	—	12	BNL	No LU>120	For worst case >20 deg C, EXPT chip simulates RH PSC6000 Hardrad, 1993	
3 A	68HC911	MicroP (32-bit)	CMOS	MOT	—	3	3E-3	BB-in	LU(th)=8, BE-3 cm ²		Koga -1995	
3 M07	MPC603 Power PC	MicroP (32-bit)	CHMOS	MOT	reg & cache	2 (reg), 1.5(cache)	—	70(reg), 24 (data cache)	—		Test ions went up to LET=28. Joe Hochmuth, private com. 'cross section vs LET'	
3 A	XG6R302	MicroP (32-bit)	CMOS	MOT	—	3	5E-4	BB-in	LU(th)=15, BE-3 cm ²		Koga -1994	
3 A	XG6R02	MicroP (32-bit)	CMOS	MOT	—	—	—	BB-in	—		Koga SEU & SEL data exist	
Controllers, DSPs, FIFOs & Other Processor-Related Devices												
5 A	SH451	SCSI Controller	CMOS	CIR	—	—	—	BB-in	—		Koga, Latchup test only	
5 A	68PC811	Microcont (8-bit)	CMOS	MOT	—	2	3E-3	BB-in	LU(th)=8, BE-3 cm ²		Koga	
5 GDD	MR2059A	Priority Interrupt Controller	HAP	interrupt mismatch	11.4	3E-4	—	BNL	No LU>80	Label et al, 96 IEEE Workshop Record	
5 GDD	82380-16&-20/B	DMA Cont. (32-bit)	CHMOS III, 1.5 mic	INT	900	3.4	>1E-4	Root talk & normal opt	BNL	LU(th)=12, BE-5 cm ²	Label, IEEE92 Workshop. Also Moran, RADECS95, p263	
5 G22	82C54	Timer	—	INT	reference mismatch	9	3E-4	ENL	No LU>80		Label et al, 96 IEEE Workshop Record	
5 GDD	DR255A-5	Programmable Peripheral Interface	—	IN/Output mismatch	<3 (6/data), 6 (spikes)	—	—	BNL	LU(th)=60		LU may be two current spikes >100 mA. Label, 96 IEEE Workshop Record.	
6 A	AMAS2901FB	MicroP slice	CMOS	PLS	—	>120	—	BB-in	No LU>120		Koga	
6 A	ADSP2100AGU	DSP (16-bit)	CMOS	ADI	4 tests	7	-2E-4	BB-in	LU(th)=10 to 18, BE-4 cm ²	DC8950	Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 A	ADSP2181ES & K-DS (16-bit)	CMOS	0.6 mic. feat.	ADI	4 tests	4	2E-4 (ALU register), 10 (memory)	BB-in	LU(th)=4, -3E-3 cm ²	DC9513	Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 CNES	ADSP21020	DSP (32-bit FR, Pt)	—	ADI	Rgsr. & app. 4	—	5E-3 (static register), 100 (reg)	IPN	LU(th)=13 & <36, BE-2 cm ²		SEU mostly address errors. Bezerra, RADECS95 p.296	
6 A	DSP32C2	DSP (32-bit)	CMOS	ATT	4 tests	16	-3E-3	BB-in	LU(th)=40 to 56, BE-6 cm ²	DC9191	Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 CNES	95002	DSP (32-bit FR Pt)	CMOS/bulk, 12 & 15 mic epi	MOT	Rgsr. & app. 1.7	—	SEU masked by latchup. Data slippages	IPN	LU(th)=12, 0.1 cm ²		The 12-mic version has reduced LU. Bezerra, RADECS95 p.296	
6 NPL	32C226	DSP (16-bit)	—	TIX	—	—	—	BNL	LU(th)<>29.5, 1E-2 cm ²		Limited test for LU. Stapor memo for test of Feb 93	
6 A	TMS320C30GB	DSP (32-bit)	CMOS/epi (13 mic)	TIX	4 tests	3	RE-4 WC registers	BB-in	LU(th)=10, -3E-3 cm ²	DC 9050	Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 A	SMX320C30GB	DSP (32-bit)	CMOS/epi (6.5 mic)	TIX	4 tests	3	RE-4 WC registers	BB-in	LU(th)=10, -3E-5 cm ²	DC 9210	Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 A	SMJ320C30GB	DSP (32-bit)	CMOS/epi (5 mic)	0.8 feat.	TIX	4 tests	3	RE-4 WC registers	BB-in	See remarks	Snapshot(th)=5, -5E-7 cm ² DC 9543, Koga et al, IEEE TNS, 2982 (Dec., 1996)	
6 A	PDSP16510A	FET Proc (16-bit)	CMOS	PLS	OSP only	3	1E2	—	BB-in	LU(th)=3, BE-4 cm ²		Koga et al, IEEE TNS, 2982 (Dec., 1996)
6 GDD	80387-20/B	Coprocessor (32-bit)	CHMOS IV	1.0 mic	INT	—	3.4, 1.5E-4	—	BNL	LU(th)=39 to 60, BE-5 cm ²	An 80386 peripheral Moran, RADECS95, p. 2 \$, 2	
6 GDD	80387-20/T	Coproc (32-bit)	CHMOS IV	INT	Custom S A V	-1 0	—	BNL	LU(th)=32		Microlatchup only Label, 96 IEEE Workshop Record	
6 —	67201F (Temic)	FIFO (512x9)	CMOS	MTA	—	4	—	100	Unknown	No LU>100	TEMIC/Matra MHS Radiation Evaluation Results Table July, 1996	
6 —	67202F (Temic)	FIFO (1Kx9)	CMOS	MTA	—	4	—	100	Unknown	No LU>100	TEMIC/Matra MHS Radiation Evaluation Results Table July, 1996	
6 —	67203E (Temic)	FIFO (2Kx9)	CMOS	MTA	—	4	—	100	Unknown	No LU>100	TEMIC/Matra MHS Radiation Evaluation Results Table July, 1996	
6 —	67204E (Temic)	FIFO (4Kx9)	CMOS	MTA	—	4	—	100	Unknown	No LU>100	TEMIC/Matra MHS Radiation Evaluation Results Table July, 1996	
6 —	67205E (Temic)	FIFO (8Kx9)	CMOS	MTA	—	4	—	100	Unknown	No LU>100	TEMIC/Matra MHS Radiation Evaluation Results Table July, 1996	

Table

Test Obj.	Device	Function	WAV	Transistor Bias	Effective SEDU	Device SEU	Cross Section	Cross Section	Facility	Launch (LU) Data	Remarks
				LET Threshold (MeV/micron ²)	Cross Section (MeV/micron ²)	Device Bias (sq mic)	LET threshold & device cross section	LET threshold & device cross section	LET threshold & device cross section	Manufacturing/cm ² & cm ²	
Logic, Buffers & Phase Lock Loops (See Also Other Linear Devices)											
7-A	74LVC244	3V Buffer	CMOS	NSC	—	—	BNL	No LU>120	Test @ 90 deg C	4.95	
7-A	LVC245	3V octal buffer	CMOS	NSC	—	—	BNL	LU(m)=85	With latchup current >5mA	4.95	
7-A	LV244	3V buffer driver	CMOS	NSC	—	—	BNL	No LU>120	Test @ 90 deg C	4.95	
7-J	F100231	D-EFF	BiMOS(ECL)	NSC	Triode	10	1.7E-4	100	BNL	No LU>85	Nichols et al. June 93
7-A	F100231	OFF (master/slave) bipolar ECL (1 mil epoxy) NSC	1.9E6	5E-4	2700	8mV	No LU>5	DC 90/20 ECL technology family Koga et al. IEEE95, p1823			
7-A	F100231	Shift Register (8-bit)	Bipolar ECL (1 mil epoxy) NSC	1E-3	1E-3	1000	8mV	No LU>5	DC 90/20 Koga et al. IEEE95, p1123		
7-J	CC414C046	CMOS	4AR	—	>20	—	BNL	No LU>120	Test @ 125deg C	DC 94/04 test of newer voltage CD4xx April 95	
7-J	CD414C046	Phase Lock Loop	HOMOSTriMet 3.0 mic	HAR	—	—	BNL	No LU>120	Tested 4/95	Tested 4/95	
7-J	SAH4016	Phase Lock Loop	HOMOSTriMet 4.5 mic	HSC	—	—	BNL	No LU>120	Tested 4/95	Tested 4/95	
Memory by Manufacturer											
9-A	CYD0E674	SRAM	Bipolar/ECL	GyP	1E6x4	<3	1E-2	370	8mV	No LU>60	DC 90/10 Koga et al. IEEE95, p1123
9-A	MEM1024A	SRAM	Bipolar/ECL	FeU	1E6x4	<3	2E-2	720	8mV	No LU>60	DC 94/02 Koga et al. IEEE95, p1123
9-GD0	MEM1024B	SRAM	CMOS	NSC	120K	3.5E-4	<E-2 [1]	—	KOF	LU=9.5, 2E-2 cm ²	Low energy ones DCs 85/86, 91, Levinson, RADEC95
9-GD0	TM628128	SRAM	CMOS, NMOS, pMOS, HTECMOS	120K	1K	—	—	BNL	No LU>5	LU=4.5, 2E-2 cm ²	Low energy ones DCs 85/86, 91, Levinson, RADEC95
9-J	LTC2900-25	SRAM	CMOS	LOI	32Kx8	—	—	BNL	LU(m)=<7	LU(here) was not found	Lu(here) was not found
9-CERT-ONES	MTS1048	SRAM	CMOS	MCN	128Kx8	0.6	1 (worst fail 1's)	1PN & SAT	No LU>36	Duquenne, Etienne et al. High vs medium energy study IEEE95, p. 1797	
9-CERT-ONES	MTS1048	SRAM	CMOS	MCN	128Kx8	<1.7	<7.27 (<10% sp)	1PN & SAT	No LU>36	Duquenne, Etienne et al. 1997, IEEE95, LCRA-new current resistor processes	
9-J	MT52256R-35	SRAM	CMOS (symmetrized) MCN	MCN	32Kx8	<4	0.03 (worst fail 1's)	1PN & SAT	No LU>22	DC 93/33 is a later ST2 process than '70s. No giant error clusters 12/93	
9-J	MT52256R-70	SRAM	CMOS (symmetrized) MCN	MCN	32Kx8	<4	0.03 (worst fail 1's)	1PN & SAT	No LU>22	DC 92/37 (obsolete) 60 process. Giant 32K error clusters @ LET=26, 12/93	
9-J	MT52256R-35	SRAM	512 process (65 nm) MCN	MCN	32Kx8	<4.5	1E-2	—	BNL	No LU>20	Eashed at Austin Semiconductor, p. 4/95
9-J	ES162E (Temp)	SRAM	CMOS	M7A	2K8	3	—	120	Unknown	No LU>140	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-J	ES162E (Temp)	SRAM	CMOS	M7A	16Kx1	3	—	120	Unknown	No LU>190	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-CERT-ONES	HM56556	SRAM	SCMOS (high-temp)	M7A	32Kx8	5 (High energy)	0.1	300	IPN & SAT	Duquenne, Etienne et al. IEEE95, p. 1797	
9-VTA	ES5656ET (Temp)	SRAM	CMOS	M7A	32Kx8	4	—	30	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES5656E (Temp)	SRAM	CMOS	M7A	16Kx1	5	—	20	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES5656T (Temp)	SRAM	CMOS	M7A	256Kx1	5	—	20	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	1Kx8	4	—	30	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	1Kx8 Master 4	—	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	2Kx8 Master 4	—	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	1Kx8 Slave 4	—	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	2Kx8 Slave 4	—	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	4Kx16	4	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	8Kx16	4	—	100	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-VTA	ES730E ("Temp")	SRAM	CMOS	M7A	8Kx16	7	—	90	Unknown	No LU>100	TEINC/Matra MHS Radiation Evaluation Results Table July, 1995
9-A	UPB10474	SRAM	Bipolar/ECL	NEC	1Kx4	<3	C1	2000	8-in	No LU>40	DC 87/24, Koga et al. IEEE95, p1823
9-J	SDMA1725SA50	SRAM	NSC die	PDM	32Kx8	3.4	—	—	TAM	No LU>87	Latchup @ 60 deg angle Nichols 197
9-J	KM6140020	SRAM	CMOS	SAM	512Kx8	—	—	—	TAM	No LU>87	Beam is 1961 MeV Xe @ 60 deg angle Nichols 197
9-J	CKM825ADP-1020	SRAM	CMOS	SAM	32Kx8	3	1E-3	—	BNL	LU(m)=40, 2E-6 cm ²	Tested 4/96
Dynamic RAMs (DRAMs) sorted by Manufacturer											
10-GD0	MB116400-50P	DRAM	CMOS	FUJ	10Mx1	<1	—	10/10/20	B1U & U1C & U2C & U3C & U4C	Brooks-Sorenson IEEE95 Workshop, p. 42	
10-GD0	LUNAE52	DRAM	—	TEM	4Kx4	<3.4	3 @ LET=80	—	BNL	No LU>30	Functional planning (SEFI) • LET=50, DC 93/37, Vcc=5V, Label, IEEE TNS, 29/94 (12/95)
10-GD0	GT160001C_71ev C	DRAM	CMOS	IBM	4Kx4	3 (Cem) 5 (Drex)	TE-2 @ LET=>50	—	BNL	No LU>30	Vcc=5V, Block size or columns, Label et al. IEEE95, p. 1797
10-ESA	CERT-ONES MTAC4001	DRAM	—	DC 924R	MCN	1Kx4	<0.4 to <1	—	BNL	No LU<5	Duquenne, Etienne et al. IEEE95, p. 1797. High vs medium energy beam study
10-GD0	MTAC4001B	DRAM	CMOS	MCN	1Kx4	<1	—	10	BNL	LU(m)=53	See remarks
10-A	MSM4100	DRAM	CMOS	MCN	1M	<1.4	0.2	—	BNL	LU(12)=26, 2E-4cm ²	DC 94/04, Vcc=5V, Label et al. IEEE TNS, 29/94 (Dec., 1995)
10-J	MSM617800AJ	DRAM	CMOS	MCN	64M	<3.3	10 @ LET=>60	—	BNL	LU(m)=50	DC 94/04, Vcc=5V, Label et al. IEEE TNS, 29/94 (Dec., 1995)
10-J	MDM14000GB-BD	DRAM	(Mostly package or MM7) (Memorator 95)	ANX	—	—	—	—	TAM	LU(m)=50	Compute following Koga 12/94
10-ESA	KM4AC00016	DRAM	CMOS	ANX	<1	—	—	—	TAM	No LU>87	1E-6 cm ² (unst.) • LET=82, Parts were only partially operational
10-GD0	KM4C100017	DRAM	CMOS	ANX	<1.4	—	—	20	BNL	No LU>10	No observable stuck bits. Compare other entry 11/95.
10-ESA	KM4C16000U	DRAM	CMOS	ANX	<1	—	—	—	BNL	No LU>10	Row errors noted. Brooks-Sorenson, IEEE95 Workshop Record, p42
10-J	KM4B000005	DRAM	CMOS (unverified)	SAM	16Mx1	—	—	20	BNL	No LU>10	SEFI • LET=60, stuck bits @ LET=60, Label, IEEE TNS 29/94 (12/95)
10-J	CKM825ADP	DRAM	CMOS	SAM	64M	—	—	—	BNL	LU(m)=55 & 4 & remarks	Row errors noted. Brooks-Sorenson, IEEE95 Workshop Record, p42
10-J	CKM825ADP-1020	DRAM	CMOS	SAM	64M	—	—	—	BNL	LU(m)=55 & 4 & remarks	LU cross sections 1.1E-6 cm ² (unst) • LET=60, 12/95?

Table

Test Org Device	Function	Technology	Mfr	Tested Bits	Effective SEU	Device SEU	Cross LET	Threshold MeV/(mg/cm ²)	Cross Per cm ²	Section Bn [sq mic]	Facility	Latchup LU	Data... Section	Remarks
														LET threshold & device cross section MeV/(mg/cm ²) & cm ²
10 CERT-CNES SMJ44100	DRAM	Date Code ES	TIX	4Mx1	<0.4	—	>24	IPN vs SAT	—	—	Duzellier, Ecoffet et al IEEE95, p 1797 High vs medium beam energy study	EE Link (3/97)	—	
10 GDD TMS415400	DRAM	—	TIX	4Mx4	-2	—	—	BNL?	—	—	Row errors +1 E-4 cm ² /device Harboe-Sorensen IEEE95 Workshop, p. 42	—	—	
10'ESA TMS415400A	DRAM	.9.2	TIX	4Mx4	-1	—	—	Preference for 1 to 0 BNL	N o	LU>75 See remarks	Proton upsets also EEE Links (3/97)	—	—	
10 GDD TMS415400DJ-50	DRAM	—	TIX	4Mx4	"3	—	—	BNL?	—	—	Loss of functionality LET=+25 E-5 cm ² Also half row errors Calvet IEEE94	—	—	
10 CNES/ALC TMS415400-Rev B DRAM	CMOS/epi(0.5 mic)	—	TIX	4Mx4	<17	5	—	Row errors +1 E-4 cm ² BNLPIN No LU>57	—	—	Duzellier, Ecoffet et al IEEE95 p 1797 High vs medium beam energy study	EE Link (3/97)	—	
10 CERT-CNES SMJ415400-Rev B DRAM	CMOS/epi(0.5 mic)	—	TIX	4Mx4	-5 (W.C all 1's)	5	—	IPN vs SAT	—	—	Loss of functionality LET=+25 E-5 cm ² Also half row errors Calvet IEEE94	—	—	
10 GDD TC517400J-6"	DRAM	CMOS	20S	4Mx4	<1	4	3	LET=100	18	BNL	No LU>100	No stuck bits no multiple errors Vcc=5V La Bel, IEEE TNS 2924(12/96)	—	
10 WU TC51832p	DRAM	planar cell (cap. & Xtr)	T O S256K	—	2	(ion microprobe)	—	—	—	WAS	—	Matsukawa preprint Data from He ion microprobe IEEE July 1996	—	—
Flash Memories (Flash EEPROMs)														
12 ESA 28F010-120UC	Flash Memory	CMOS	AMD	128Kx8	7	to 12 (erasures)	—	—	—	BNL	No LU>54<1E-6 cm ²	R e a EggMet, Only 94 & ESA Rep EWP-1859 (1/96)	—	—
12 E s i CAT28F010P-12	Flash Memory	CMOS	CAT	128Kx8	29 (word errors)	Erased @ LET=1	—	BNL	No LU>74	—	DC1990 1K page errors @LET=+11 (read mode) ESA Rep EWP-1859	—	—	
12 NASA DPZ1 2Pw16A2	Flash Memory	CMOS-2	128Kx8 diep HTC	256Kx8	Only LU observed	—	—	BNL	LU(h)=20 -1 E-4 cm ²	No current 5/93 Pat M O'Neill Part listed as "Dense Pack"	—	—	—	
12'ESA P28F010-120	Flash Memory	CMOS	INT	128Kx8	>74	<1E-6	—	BNL	LU(h)=23	—	LU occurs with no loss in stored content (read mode) ESA Rep EWP-1859 (1/96)	—	—	
12'ESA 28F010	Flash Memory	CMOS	INT	128Kx8	12.7 (transients?)	—	—	BNL	LU(h)=12 -7 -1 E-4 cm ²	Read Only R Ecoffet, June 94	—	—	—	
12'NRL 28F010	Flash Memory	CMOS	INT	128Kx8	—	—	—	BNL	LU(h)<29.5, 2E-3cm ²	Limited LU test (Slapton memo for test of Feb 93)	—	—	—	
12'J 28F016SV	Flash Memory	ETOX, Smart Voltage INT	2Mx8	For shielded microC, only SV has individual SEUs T A M	—	—	—	—	—	—	Tested @ VDD=3.3V, Vp=12V 12/96 See H Schwartz IEEE97	—	—	
12'J 28F016SV	Flash Memory	ETOX, Smart Veil,qe INT	2Mx8	16 Lockup	2E-6 (control errors)	1 E-5 for 205 mA	BNL/TAM delayed discharge-- 205 mA No memory errors at BNL -- 3/97 Short current up & down spikes &? See H Schwartz IEEE97	—	—	—	—	—	—	—
12'J 28F016SA	Flash Memory	ETOX,70 ns access INT	2Mx8	24 Lockup	5E-6 (control errors), LET=120 for 205 mA BNL/TAM delayed discharge-- 205 mA No individual memory errors Read & write lockup, partial & total byte flips &? 12/96 H Schwartz IEEE97	—	—	—	—	—	—	—	—	—
12'GDD 28F016SB	Flash Memory	—	INT	16M	9.11 (incomplete writes, error blocks during writes)	—	—	BNL	LU(h)=261023 <1E-6 cm ² LaBel et al, 96 IEEE Workshop Record	—	—	—	—	
12'ESA P28F512-120	Flash Memory	CMOS	INT	64Kx8	>74	<1E-6	—	BNL	LU(h)=23	—	LU occurs with no loss in stored content (read mode) DC1990 ESA Rep EWP-1859 (1/96)	—	—	
12'ESA M5M28F101 P-12	Flash Memory	CMOS	MIT	128Kx8	37 (read mode) 5E-7 (transients)	—	—	BNL	No LU>74<5E-7 cm ²	Read mode Various error types R Harboe-Sorensen, ES A/ESTEC Rep EWP-1859 (1/96)	—	—	—	
12'JN16000	Flash Memory	CMOS (unverified)	SAM	16M	26 (read mode) 1E-6 (read mode)	—	—	BNL	No LU>60	—	No errors .. memory Current dephas, lockups, page flips, stuck bits & more H Schwartz IEEE97	—	—	
12'J KM29F32999	Flash Memory	CMOS (unverified)	sAM	32M	37 (read mode) 2E-6 (read mode)	—	—	BNL	No LU>60	—	No errors in memory devices, lockups, page flips, device flips, & more H Schwartz IEEE97	—	—	
12'ESA M28F101-15P01	Flash Memory	CMOS	STM	128Kx8	27 (transients) 1E-6 (transients)	—	—	BNL	No LU>74	—	Transients at LET=37 (read mode) ESA Rep EWP-1859 (11%)	—	—	
12'ESA TMS29F512-120C3NL	Flash Mem	CMOS	TIX	64Kx8	>74	<5E-7	—	BNL	No LU>74	—	Transients at LET=3 (read mode) DC1992 ESA Rep EWP-1859 (1/96)	—	—	
Programmable Read Only Memories (PROMs)														
12 BDS CY7C251	PROM	CMOS	CYP	8Kx8	<15 (latchup)	1 E-3	88-in?	LU<15	-7E-4 cm ²	—	Tested @ LET=37 Normand et al 95 IEEE Workshop Record p33	—	—	—
12'UT28F54	PROM (antifuse-based)	CMOS	UTM	8Kx8	—	—	Unknown No LU>1 2R	—	—	Anthony Jordan, UTMC News (7/96)	—	—	—	—
12'ESA 28C1024	EEPROM	—	ATM	64Kx16	<11 (write)	4E-5	Trants, word & block	BNL	No LU>37	—	D C 1B9131A Harboe-Sorensen, ES A/ESTEC Rep EWP-1859 (1/96)	—	—	
12'JH HNSRC1001	EEPROM	CMOS/epi	HTC	128Kx8	>20 (write) >120 (read & static) 4E-5cm ² (write) per device BNL	—	N o	LU>120	—	Kinnison, memo 6/95 Compare to GDD data .. earlier compendium	—	—	—	
12'MMS MEMR129	EEPROM	CMOS with MNOS	HTC/HYB	32Kx8	4 to 10	—	1E-3(critical errors for worst case "write") GANIL	No LU>80	—	Compare to BNL data below No hard errors DC 9322 Povey IEEE94	—	—	—	
12'ESA MEMR129W-20	EEPROM	HYB(labbed HTC5RC1000 die)	128Kx8	12 (write)	2E-4 (write)	—	BNL	No LU>53	—	OC 9318 Harboe-Sorensen, ES A/ESTEC Rep EWP-1859 (1/96)	—	—	—	
12'GDD SA28RC256ARP	EEPROM	CMOS	SPE	32Kx8	> 1.5 [LU obscures it]	—	BNL	LU(h)= 151026	—	LaBel et al, 96 Workshop Record	—	—	—	
12'GDD SA28RC256EPDB	EEPROM	CMOS/epi	SPE	32Kx8	7(write) 11(read) >80(static)	—	BNL	LU(h)= 90	—	LaBel et al, 96 Workshop Record	—	—	—	
12'ESA 28C64C-20P1	EEPROM	—	STV	8Kx8	<11(read) >3(write)	—	BNL	LU(h)>11 & <37, 5E-6 cm ² DC9248 Harboe-Sorensen, ESA Rep EWP-1859	—	—	—	—	—	
12'ESA 2RC010D-20	EEPROM	—	XIC	128Kx8	>15	>>SE-5 @ LET=3	—	BNL	LU(h)>82	—	Only low LET ions DC 9236 Harboe-Sorensen, ES A/ESTEC Rep EWP-1859 (1/96)	—	—	
12'ESA 2RC512-15	EEPROM	—	XIC	64Kx16	<-1.5 (write)	>>SE-5 @ LET=3	—	BNL	No LU>82	—	Only low LET ions DC 9144 Harboe-Sorensen, ES A/ESTEC Rep EWP-1859 (1/96)	—	—	
12'ESA CY7C263-25PC	UVEPROM	—	CYP	8Kx8	<<26 (Address errors)	—	BNL	LU(h)<<26>2E-5 cm ²	—	DC9224 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA HN27C256HG-70	UVEPROM	—	HTC	32Kx8	<<26 (transients)	—	BNL	LU(h)<<26>2E-5 cm ²	—	DC9212 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M5M27C256K-12	UVEPROM	—	MIT	32Kx8	<<26 (transients)	—	BNL	No LU>82	—	Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M27C256-15XF1	UVEPROM	—	SGS	32Kx8	masked by latchup	—	BNL	LU(h)<<26, -1E-5cm ²	—	DC9222 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA TC57256AD-12	UVEPROM	—	TOS	32Kx8	<<26 (transients)	—	BNL	No LU>82	—	DC9202EB1 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M27C512-15I	UVEPROM	—	SGS	64Kx8	masked by latchup	—	BNL	LU(h)<<26, 1E-5 cm ²	—	DC9214 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA SMU27C512-20JM	UVEPROM	—	TIX	64Kx8	<<26 (transients)	—	BNL	No LU>82	—	DC9224A Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA HN27C101AG-15	UVEPROM	—	HTC	128Kx8	26 to 60 (transients)	—	BNL	No LU>82	—	DC9202 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M5M27C101K-15	UVEPROM	—	MIT	128Kx8	<<26 (transients)	—	BNL	No LU>82	—	Reno Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA TMS27C010A-15	UVEPROM	—	TIX	128Kx8	masked by latchup	—	BNL	LU(h)<<26, 4E-6 cm ²	—	DC9222 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA D27C010-150V10	UVEPROM	—	INT	128Kx8	masked by latchup	—	BNL	LU(h)<<26, 1E-6 cm ²	—	Die marks 1988 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M27C1001-15F1	UVEPROM	—	SGS	128Kx8	<<26 (transients)	—	BNL	No LU>82	—	DC9227ESS Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA D27C2001D-15	UVEPROM	—	NEC	256Kx8	masked by latchup	—	BNL	LU(h)<<26, 2E-5 cm ²	—	DC9150 Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA M27C4001-12F1	UVEPROM	—	SGS	512Kx8	<<26 (transients)	—	BNL	No LU>82	—	DC9240B Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA TC574000D-150	UVEPROM	—	TOS	512Kx8	60 to 82 (transients)	—	BNL	No LU>82	—	DC9042EK Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	
12'ESA SMU27C040-12JM	UVEPROM	—	TIX	512Kx8	26 to 60 (transients)	—	BNL	No LU>82	—	DC IDL9226AI Harboe-Sorensen, ESA Rep EWP-1859 (1/96)	—	—	—	

Table

Test Org Device	Function	Technology	Mfr	Tested Bits	Effective SEU LET Threshold MeV/(mg/cm ²)	Device SEU Cross Section (cm ²)	Cross Section Per Bit (sq mic)	Facility	Latchup L U)	Data... Remarks	1
									LET threshold & device cross section		
1 "									MeV/(mg/cm ²) & cm ²		
Application SpecificICs (ASICs), Programmable Array Logic (PA L) & Field Programmable Gate Arrays (FPGAs)											
13 NRL 388052 "A	03215 & Q3236	ASIC ASIC (PLL)	BiCMOS	LTC OLC	—	—	—	BNL	LU(th)<<29.5, 1E-3 cm ² No LU>65	Limited LU test! Stapor memo for test of Feb 93 Both devices have same response Jobe et al. IEEE NS, 28S8 (12176)	
14 GDD A1020B 1020B	FPGA CMOS/epi [0.9 mic]	ACT	—	28	—	200	—	BNL	LU(th)=55.	R. Katz, EEE Links, Nov. 96. "The only Actel device known to latchup."	
14 GDD RH1020	FPGA CMOS/epi [TIX chip]	ACT	—	—	—	—	—	TAM/BNL	LU(th)<<25.2, 3E-5cm ² .	Swift TIX very latchable. TAM=12/96 & BNL=11/96.	
14 GDD A1280A 1280A 3.6V	FPGA CMOS/epi [1.0 mic.]	ACT	—	1232 mods.	28(C), 5(S)	—	800(S) & 200(C)	88-in.	No LU>100	A SEDR. Combinatorial, S=sequential logic. R. Koga 93 GDD 11/96	
14 GDD A1280A 1280XL	FPGA CMOS/epi [1.0 mic.]	ACT	—	—	—	—	—	BNL	No LU	No SEDR. R. Katz, EEE Links, Nov. 96.	
14 GDD RH1280	FPGA CMOS/epi [0.6 & 0.8 mic.]	ACT	—	—	—	—	—	BNL	No LU	SEDR. Proton upsets for S-module. R. Katz, EEE Links, Nov. 96.	
14 GDD RH1280	FPGA CMOS/epi [Rad Hard]	ACT	—	22(C), 3(S)	—	800(C) & 900(S)	—	BNL	No LU	SEDR. Proton upsets for S-module. R. Katz, EEE Links, Nov. 96.	
14 GDD RH1280	FPGA CMOS/epi [Rad Hard Loral]	ACT	—	27(C) 0's, 10(S) 1's, 15(I/O 1's)	—	170(C) & 600(S) & 100 BNL	—	BNL	No LU>120	C=combinatorial, S=sequential logic. Protons. Mattsson, ESA Rep. SER/REP/0047/K, 9/96	
14 GDD RH1280 3.3V	FPGA CMOS/epi [Rad Hard Loral]	ACT	—	1232 F/F's	15(C) 0's, 6(S) 1's, 10(I/O both)	—	400(C) & 1000(S) & 20 BNL	—	No LU>120	C=combinatorial, S=sequential logic. Protons. Mattsson, ESA Rep. SER/REP/0047/K, 9/96	
14 GDD A1460A	FPGA CMOS/epi [1.0 mic.]	ACT	—	—	21(C), 8(S & I/O)	—	—	BNL	No LU	SEDR. Proton upsets for S-module. R. Katz, EEE Links, p17, July 95	
14 GDD A1460A 3.3V	FPGA CMOS/epi [1.0 mic.]	ACT	—	—	25(C), 6(S)	—	80(C) & 200(S)	—	No LU>120	R. Katz, EEE Links, p17, July 95	
14 GDD A1460A 3.3V	FPGA CMOS ACT3 [MAT chip]	ACT	—	—	32(C) 0's, 8(S 1's, 10 I/O)	—	150(C) & 1000(S) & 2(BNL)	—	No LU>120	C=combinatorial, S=sequential logic. Protons. Mattsson, ESA Rep. SER/REP/0047/K, 9/96	
14 GDD A1460A	FPGA CMOS ACT3 [MAT chip]	ACT	—	—	20(C) 0's, 6(S 1's, 8 I/O)	—	300(C) & 2000(S) & 7(BNL)	—	No LU>120	C=combinatorial, S=sequential logic. Protons. Mattsson, ESA Rep. SER/REP/0047/K, 9/96	
14 GDD A1410A	FPGA CMOS/epi?	ACT	—	—	21(C), 8(S & I/O)	—	100(C)	BNL	No LU	No LU. SEDR. R. Katz, EEE Links, Nov. 96	
14 GDD AT6002-JC	FPGA CMOS/epi 0.8 mic	ATM	—	7 to 8(data & reconfig)	—	—	—	BNL	LU(th)=~11	R. Katz, EEE Links, LaBel 96 IEEE Workshop Record Proton upsets also	
14 GDD ATT204-2 ORCA	FPGA CMOS 0.5 mic feature ATT	—	<7 9(config), >10(data)	—	—	—	—	BNL	LU(th)<7.9	R. Katz, EEE Links, p17, July 95, LaBel 96 IEEE Workshop Record	
14 GDD RH1280	FPGA CMOS 0.8 mic feature LFS	—	22(C), 3(S)	—	—	800(C), 900(S)	—	BNL	—	R. Katz, EEE Links, p17, July 95	
14 GDD CLAY-31	FPGA SRAM-based	NSC	—	5	—	7(SER), 80 (Data)	—	BNL	No LU>60	SER = SEU in the configuration cell R. Katz, EEE Links, (11/96)	
14 GDD XC3090A	FPGA CMOS/bulk	XIL	—	4 to 7 (SEU & latchup)	—	—	—	BNL	LU(th)=4 to 7	R. Katz, EEE Links, p17, July, 1996, Label 96 IEEE Workshop Record	
15 GDD BRELU22VP10	PAL RADPAL	CMOS 1.2 mic	UTM	—	-60	—	—	88-in	No LU>109	Amorphous S, based R.Katz, EEE Links, summarizes Boeing data 11/95	
15 GDD UT22VP10	PAL PADPAL	UTM	—	—	37	—	—	BNL	No LU>90	LaBel et al, 96 IEEE Workshop Record	
Other Linear Devices											
18 GDD AM7968 & AM7969	TAXI Transmitter & Receiver Bipolar	AMD	—	<3.4	—	—	—	BNL	No LU>53	LaBel, IEEE93 Workshop Record & EEE Links (3/97)	
18 J AD485AQ	Transceiver CMOS	AD!	—	—	—	—	—	TAM	No LU>52	Test @ 90 deg C 12/95	
18 J AD1485	Transceiver CMOS	AD!	—	—	—	—	—	TAM	No LU>90	Test @ 88 deg C 12/95	
18 J LTC1480	3.3V Transceiver CMOS	LTN	—	—	—	—	—	TAM	No LU>152	Test @ 25 deg C 12/95	
18 J LTC1487	Transceiver CMOS	LTN	—	—	—	—	—	TAM	LU(th)=45.2 E-7cm ²	Tested 12/96	
18 J MAX485E	Transceiver CMOS	MAX	—	—	—	—	—	TAM	No LU>152	Test @ 25 deg C 12/95	
18 J MAX3495	3.3V Transceiver CMOS	MAX	—	—	—	—	—	TAM	No LU>152 @ 25 deg CSEL at LET=152 @ 90 deg c 12/95	Test @ 25 deg C 12/95	
18 J 32C278TM	Transceiver CMOS	NSC	—	—	—	—	—	TAM	No LU>152	Test @ 25 deg C 12/95	
18 J SP485ES	Transceiver CMOS	SIP	—	—	—	—	—	TAM	See remarks	No LU>152 @ 25 deg C LU(th)=152 @ 90 deg C 12/95	
18 J SN75LBC176	Transceiver CMOS	TIX	—	—	—	—	—	TAM	See remarks	No LU>45088 deg C. LU(th)=90 @ 67 deg C 12/95	
18 GDD UT63M147-BPC	1553 transceiver Bipolar?	UTM	—	11	—	—	—	—	No LU>35	LaBel, EEE Links (March 1997)	
18 GDD OS33R4DM	Bus quickswitchU	n k -	0s1	—	—	—	—	BNL	LU(th)=15 to 18	LaBel et al, 96 IEEE Workshop Record	
18 J RH1056	Op Amp RH bipolar&JFET input	LTN	0.5V & other inputs	A reverse input polarity reverses output transients.	TAM	—	—	—	—	Transients for LET(th)=2, 4, 11, 8V for -1.5 microsec, 1E-3 cm ² @LET=44.8/95 & 1/95	
18 J Op Amp RH1056	Op Amp RH bipolar & JFET input	LTN	—	145 (transients) 1 E-3	—	—	—	BNL	No LU>60	Transients for LET(th)=3, amplitudes of 1.5V to 2 5V for 51. 10 microsec	
18 J Op Amp LM108A	Bipolar	LTN	Neg 0.5V gives	13 V transient for 14 microsec	TAM	+ 0.5V in	5V for 10	—	—	Transients for LET th <<7 W d e amplitude variability at LET=44, 6E-4 cm ² 1 1/95	
18 J RH108A	Op Amp rad hard bipolar	LTN	Very similar to non rad hard tests of same gen above	—	TAM	—	—	—	—	Transients for LET(th)<7, 6E-4 cm ² at LET=44 1/95	
18 A UC1R02	PWM low P current	BiCMOS	UTR	—	1 several SEU modes	5 E-4	—	88in	No LU>63	Penzin et al, IEEE-TNS 2968 (Dec 1996)	
18 ALC UC1R05	PWM [1.846 equiv.]	BiCMOS	UTR	—	—	—	—	BNL	No SEB<11.9 DC/DC reset errors are not acceptable for any space application	—	
18 A UC1R25A	PWM [high freq.] Bipolar	UTR	—	↑ several	SEU modes 1 E-2	—	88,"	No LU>63	Penzin et al, IEEE-TNS 2968 (Dec. 1996)		
18 A UC1R45A	PWM [current mode] Bipolar	UTR	—	↓ several	SEU modes 2 E-4	—	88in	No LU>63	Penzin et al, IEEE-TNS 2968 (Dec., 99-)		
18 HAC BiCMOS93216	PWM	CMOS	OAL	1	2E-3	—	88in	—No Serial & Parallel modes rox same@Jobe, IEEE96 preprint	Serial & Parallel modes approx same@Jobe, IEEE96 preprint		
18 HAC Q3236	PWM	BiCMOS (with CMOS)	OAL	—	1	2E-3	—	88..	No LU>62	—	
18 J LM111	Comparator Bipolar	NSC	Test + or - inputs A transistor output goes from "off" to "on" or vice versa.	TAM	—	—	—	—	Transients @ LET<7 swing rail-to-rail, 3E-4 cm ² for 04 microsec Nichols, IEEE TNS (12/96)		
18 J LM139	Comparator Bipolar	N S C	—	—	—	—	—	TAM/BNL	Transients @ LET=2, swing rail-to-rail, 6E-4 cm ² for 2103 microsec Nichols, IEEE TNS (12/96)		
18 J LM139	Comparator Bipolar	PMI	—	—	—	—	—	TAM	Transients @ LET=14, swing rail-to-rail, 7E-4 cm ² for <4 microsec. Nichols, IEEE TNS (12 J %)		
18 J TC442B	MOSFET driver	TCS	—	—	—	—	—	TAM	LU(th)= -24.1 E-6Lafc2 h easily cause burnout 12/95		
18 GDD MIC4427	MOSFET driver 4426/4427/14428 family Micrel	—	—	—	—	—	—	BNL	No LU>90 P+ isolations prevent LU Skipper, IEEE95 Workshop Record, p 50		
18 BPSRC DS26C32AMJ	Dif Line receiver CMOS/thick epi < 7/92	NSC	LU test only [Lat]	—	—	—	—	88-in	LU(th)=14.1 6E-4 cm ²	Tested 0 525,-,d - C Majewski, Boeing REL Rep RTR-SLH-V1-A	
18 BPSRC DS26C32AMJ	Dif Line receiver CMOS/thick epi > 7/92	N S C	—	—	—	—	—	88-in	No LU>77	Tested @ 525V, 100 deg C Majewski, Boeing REL Rep 0020-RTR-SLH-V2-A (3/94)	

Table

Test Org.	Device	Function	Technology	Mfr	Tested Bits	Effective "LET Threshold MeV/(mg/cm ²)	SEU Cross Section (cm ²)	Device SEU Cross Section Per Bit [sq mic]	Facility	Latchup	LU Data... L E T threshold & device cross section MeV/(mg/cm ²) & cm ²	Remarks
Analog to Digital Converters (ADCs) & Digital to Analog converters (DACs)												
19 J	AD7225T0	DAC (8-bit)	LCMOS	ADI	—	—	—	—	TAM	No LU>62	1% 1 MeV Xe at 45 deg Runs with PIC16674A microC Nichols, 1/97	
19 GDD	DAC8900	DAC (8-bit)	—	ADI	—	>80	—	—	—	No LU>80	LaBel, EEE Links(March, 1/97)	
19 J	MX7545T0	DAC (1-2-bit)	CMOS	MAX	—	—	>120 [all '1's]	—	BNL	No LU>120	Nichols, 4/95	
19 GDD	SP93F0	DAC (18-bit)	SIP	—	Ref mismatch	1.45 to 3.4	—	—	BNL	LU(th)= 371060	Catastrophic LU La Bel, 96 IEEE Workshop Record	
19 J	HI1276	A/D (8-bit Flash)	BiGaN, ECL	HAR	—	—	—	—	BNL	No LU>70	With self heating up to T=69 deg C 3/26/97	
19 J	SPT7225	A/D (8-bit Flash)	SPT	—	—	—	—	—	BNL	No LU>120	Used thermo-electric cooler to maintain temp <34 deg C 3/26/97	
19 NRL	TMC1	A/D (8-bit Flash)	—	TRW	—	—	—	—	BNL	LU(th)<>29.5, 2E-4 cm ²	Limited LU test Stapor memo for test of Feb. 93	
19 J	AD573	A/D (10-bit)	Bipolar-III	ADI	13	—	—	—	BBin	—	Nov 1989	
19 J	AD773A	A/D (10-bit)	BiCMOS	ADI	—	—	—	—	BNL	No LU>120	Test up to 70 deg C, 525V 9/96	
19 J	AD12062	A/D (1-2 -	CMOS/epi	ADI	—	—	—	—	BNL	LU(th)=12.3E-4cm ²	Cross section plot shows no saturation at LET=60 3/26/97	
19 J	AD574A	A/D (12-bit)	BiMOS	ADI	8 MSB's	<3	1 5E.4 [8 MSBs]	—	BBin	No LU>110	Tested Sept. 91	
19 NWSC/A	AD42961	A/D (12-bit Flash)	RH BiCMOS	ADI	—	10 offset errors 1 E-5 cm ² per MS (offset), 5E-5 cm ² (noise) BB-in	—	—	—	No LU>126	Hard AD87 Divide by samples per irradiation Turflinger, IEEE TNS, 4/96	
19 NWSC/A	PPC-12 (hard	ADS	AD (12-bit Flash)	RH BiCMOS	ADI	—	10 offset errors 1 E-5 cm ² per MS (offset), 5E-5 cm ² (noise) BB-in	—	—	No LU>126	Need to divide by samples per irradiation, says Turflinger in IEEE TNS, 4/96	
19 GDD	CS5012A	AD (12-bit)	CRY	—	—	3.5 to 4.8	—	—	—	LU(th)=11	LaBel, EEE Links (March, 1997)	
19 J	LTC1419	A/D (14-bit)	LTN	—	—	—	—	—	BNL	No LU>120	Used 1 KHZ sine wave input 3/26/97	
19 SPE	ADS7809	A/D(16-bit)	CMOS	BUB	—	18	sE-5	—	BNL	LU(th)=23.3E.5 cm ²	Layout, P. J. Space Electronics Test Rep(3/27/97)	
19 J (CIT)	DDC101	A/D(20-bit)	CMOS/epi 9 to 11 mic. Burr	Brown	Special Evaluation Fixture for latchup test only	—	—	TANLU(th)=9	See remarks	1E-5 cm ² 0 LET=15 LU currents = 500 mA 11/95 Cal Tech special test	—	
20 GDD	ICL7662MTV-4	Voltage Converter	—	MAX	various Vcc <<60 ,10, Vm.15V	—	—	—	BNL	No LU>80	Higher Vcc strew no errors, LaBel et al, 96 IEEE Workshop Record	
DC/DC Power Converters												
20 J	ATR2815D	DC/DC Power Converter rad hard IC's etc	LAM(ADA)	—	-24 [-13 ms dropout]	1 E-5 [LET=44]	—	—	TAM	No LU>44	Permanent drop out at LET=44, 1E-5 cm ² , 12/96	
20 J	ATW2805S	DC/DC Power Converter CMOS (one IC)	LAM(ADA)	—	-24 [-8 ms. drop out]	1 E-5 [LET=44]	—	—	TAM	No LU>44	No permanent dropout at LET=44, 12/96	
20 J	MHE2815D	DC/DC Power Converter ...	ITP	—	No errors	—	—	—	TAM	—	No errors @ LET>94 [1951 MeV Xe @ 50 deg angle], Input=28V on + Nichols, 1/97	
20 J	MHE2805D	DC/DC Power Converter ...	ITP	—	No errors	—	—	—	TAM	—	No errors @ LET>94 [1951 MeV Xe @ 50 deg angle], Input=28V on + Nichols, 1/97	
20 GDD	MCH2805S	DC/DC Power Converter ...	ITP	—	No errors>82	—	—	—	BNL	See remarks	No SEE's of any kind LET>82 LaBel et al, 96 IEEE Workshop Record	
20 J	2680M-S05F	DC/DC Power Converter hybrid	MDI	—	6 (reset errors)	2E-4 (reset errors)	—	—	BNL	See remarks	No destructive cond @ LET=60, 8/95 Localized component error identified	
20 GDD	MD12680A	DC/DC Power Converter hybrid	MDI	—	30 (dropout, needing power cycling)	—	—	—	BNL	—	LaBel et al, 96 IEEE Workshop Record	
20 GDD	MD12690A-D15F	DC/DC Power Converter hybrid	MDI	—	4 to 8 (reset errors)	5E-4 (reset errors)	—	—	BNL	See remarks	No destructive cond @ LET=72, IEEE95 p 1957	
20 GDD	5690R-D15	DC/DC Converter	—	MDI	—	>83	—	—	—	—	LaBel, EEE Links (March, 1997)	
Network Interface Controllers & Miscellaneous Devices												
21 MMS	DPR1912\CF	Network Interface Cont	M2CMOS 1 m.	NSC	—	—	—	—	GANIL/GSI LU(th)<15.3E-3cm ²	DC9442 Pooley et al, IEEE95 Workshop Proton data also		
21 MMS	DPR3956AVLJ	Network Interface Cont	M2CMOS 1.5 ..	N S C	—	—	—	—	GANIL/GSI LU(th)=20.2E-4cm ²	DC9452 Pooley et al, IEEE95 Workshop Proton data also		
21 MMS	DPR3956BVQB	Network Interface Cont	M2CMOS 1.5 mc	NSC	—	—	—	—	GANIL/GSI LU(th)=20.2E-4cm ²	DC9506 Pooley et al, IEEE96 Workshop		
21 MMS	DPR392CV	Transcr Interface Lo P Schotky- J Isol	N S C	—	Data errors at LET,1, normalized per transmitted bit	—	—	—	GANIL/GSI No LU	DC9452 Pooley et al, IEEE95 VProton data also		
21 MMS	AM79C98	Twisted Pair Transceiver CMOS	AM0	—	>42	—	—	—	GANIL/GSI LU(th)=50.5E-5cm ²	LU cross section @ LET=82 DC9545 Pooley et al, IEEE96 Workshop		
22 GDD	AD630	AD Converter ...	AD1	—	-7.4	—	—	—	No LU>15	—	LaBel, EEE Links (March, 1997)	
22 GDD	AD630	Balanced Modulator	ADI	—	<7.4	—	—	—	—	—	LaBel, EEE Links (March, 1997)	
22 J	AD783	s & H amplifier	ABCMOS+bip & CMOS AD!	—	—	—	—	—	BNL	No LU>120	LU tested up to 125 deg C 8/95 "ABCMOS technology"	
22 CNES	IMSC011	Data link MicroP peripheral ...	ISM	—	-2	2E-4	—	—	IPN	No LU>72,	Bezerra et al, RADEC95 preprint on SEWS in Transputers	
22 J	N/A	Autocorrelator	SBU/HPA	—	—	—	—	—	BNL	No LU>120,	Tested Mar. 26, 1997	
22 J	IMP50E10	EPAC Elec. Proc. Analog Circuit	—	CMOS IMP	daisy chain 11	>>5E-5 (obscured by	latchup at LET=15	5	RNU(LH)15 .1 F-4cm ²	Aug. 95 EPAC is a configurable group of analog elements		
22 GDD	IMP50E10	EPAC [Elec Proc Analog Circuit]- CMOS IMP	—	—	summing op amps <1	5	—	—	BNL	LU(th)=15 to 27	LaBel, 96 IEEE Workshop Record See preceding entry	
22 GDD	HSSR7110	Optocoupler	AlGaAs LED & n-ch MOSFET HPA	—	sold si relay >100	—	—	—	BNL	No LU>100	LaBel et al, 96 IEEE Workshop Record	
22 GDD	HX2300	SoI Test Metal	RICMOS SOI 4	HON	config JK O, RS/Fs	>120	—	—	BNL	No LU>120	*A true Rad Hard process* LaBel et al, 96 IEEE Workshop Record	

Acknowledgments

At JPL special thanks are due to Charles Barnes, Radiation Effects & Testing Supervisor, Allan Johnston, Group leader, and Mike O'Connor.

The research described in this publication was carried out by the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. Special thanks are also extended by all to Dr. Peter Thieberger, Chuck Carlson and staff at the Brookhaven National Laboratory Van de Graaff facility; and to Dr. Claude Lyneis, Peggy McMahan and staff at the Lawrence Berkeley Laboratory, 88-inch cyclotron facility -- for their excellent support.

Appendix /-- Manufacturer Abbreviations

The following is a list of manufacturers who have appeared in all of the compendia of data. Not all of those listed here appear in this year's data set.

ACT	Actel Corp.
ADA	Advanced Analog
ADI	Analog Devices Inc.
AFX	Aeroflex Labs
ALS	Allied Signal
ALT	Altera Corp.
AMD	Advanced Microdevices Corp.
APX	Apex
ATM	Atmel Corp.
ATT	American Tel & Tel
BAL	Bal Efatom
BUB	Burr-Brown Research
CAT	Catalyst
CIR	Cirrus Logic Inc.
CPT	Crosspoint
CRY	Crystal Semiconductor Inc.
CYP	Cypress Corp.
DAT	Datel
DDC	DDC ILC Data Device Corp.
DEC	Digital Equipment Corp.
EDI	EDI Corp.
ELN	Elantec
FAS	Fairchild Semiconductor Div.
FER	Ferranti
FUJ	Fujitsu Ltd.
GAZ	Gazelle
GEC	General Electric
GEC-PLS	Plessey Semiconductors

HAR Harris Corp., Semiconductor Div.
HTC Hitachi Ltd.
HON Honeywell Inc.
HPA Hewlett-Packard Co.
HYB Hybrid Systems
IBM IBM
IDT Integrated Device Technologies, Inc.
IMP IMP, Inc.
INM INMOS Corporation
INT Intel Corp.
ISM INMOS Corp.
ITP Interpoint
LAM Lamda (from ADA)
LDI Logic Devices Inc.
LIT Litton
LTN Linear Technology
LSI LSI Logic Corp.
MCC Microchip
MCN Micron Technologies
MDI Modular Devices, Inc.
MED Marconi Electronic Devices
MIC Micrel Semiconductors
MIR Micro-Rel Corp.
MIT Mitsubishi
MMI Monolithic Memories Inc.
MOC Mosaic Semiconductor
MOS Mostek
MOT Motorola Semiconductor Products Inc.
MPS Micro Power System
MTA Matra Harris Semiconductor
MXM Maxim Integrated Products
NCR National Cash Register
NEC Nippon Electric Corp.
NSC National Semiconductor Corp.
NTL Natel Engineering
OKI Oki Semiconductor, Inc
o w l Omni-Wave, Inc.
PDM Paradigm Technology Inc .
PFS Performance Semiconductor Inc.
PHL Phillips
PLS Plessey Semiconductors
PMI Precision Monolithic, Inc.
QLC Qualcomm Inc.
QSI Quality Semiconductor Inc.
RAY Raytheon Co., Semiconductor Division
RCA Radio Corporation of America
RMT Ramtron
SAM Samsung
SBI Space Borne, Inc.

SEI	Seiko
SEQ	SEEQ Technology Inc.
SGN	Signetics Corp.
SGP	Signal Processing
SIE	Siemens Components, Inc.
SIL	Siliconix
SIP	Sipex
SLG	Silicon General
SNL	Sandia National Laboratories
SNY	Sony Corp.
SOR	SOREP
SPE	Space Electronics Incorporated
SPT	Signal Processing Technology
SSD	Solid State Devices
STC	Silicon Transistor Corp.
STM	SGS-Thomson (STM), France
TCS	Telcom Semiconductor
TEL	Teledyne Crystalonics
TIX	Texas Instruments Inc.
TMS	SGS-Thomson , France
TOS	Toshiba
TRW	TRW Inc.
UTM	United Technologies Microelectronics Center
UTR	Unitrode
WAF	WaferScale
WDC	Western Digital Corp.
WEC	Westinghouse Electric Corp.
XIC	Xicor Inc.
XIL	Xilinx Inc.
ZOR	Zoran
ZYR	Zyrel

Appendix II-- Test Organizations

A	The Aerospace Corporation; El Segundo, CA
ADI	Analog Devices Semiconductor, Wilmington, MA
ALC	Alcatel Espace, Toulouse, France
Ball	Ball Aerospace Systems Division, Boulder, CO
BDS	Boeing Defense & Space Group, Seattle
BPS	Boeing Physical Sciences Research Center, Seattle
CERT	2, Avenue Edouard Belin, Toulouse, France
CLM	Clemson University; Clemson, SC
CNES	Centre National d'Etudes Spatiales; Toulouse, France
DASA	Deutsche Aerospace AG, Munich
ESA	European Space Agency-- several facilities
GD	General Dynamics
GDD	NASA Goddard Space Flight Center; Greenbelt, MD
GE	GETSCO, Philadelphia
HAR	Harris Semiconductor

HAC Hughes Aircraft
HON Honeywell
IBM IBM (now Lockheed Martin Federal Systems)
J Jet Propulsion Laboratory (JPL); Pasadena, CA
JH John Hopkins Applied Physics Laboratory; Laurel, MD
LIN Lincoln Laboratories, M. I. T.; Cambridge, MA
Loral Loral, Manassas, VA
LLNL Lawrence Livermore National Laboratory; Livermore, CA
MM Martin Marietta Astrospace, Valley Forge, PA
MMS Matra Marconi Space; Vélizy, France
MOT Motorola GSIG, Scottsdale, AZ
NASA National Aeronautics & Space Administration
NRL Naval Research Laboratories, Washington D. C.
NWSC Naval Weapon Support Center, Crane, IN
PHY Physitron , Inc., San Diego
R Rockwell International, Anaheim, CA
SNL Sandia National Laboratory, Albuquerque
Soreq, Isr. See Remarks Column.
SSS S-Cubed, San Diego
TAM Texas A & M University, College Station, Texas
TRW TRW Space and Defense Sector; Los Angeles
UTM United Technologies Microelectronics Center, Colorado Springs
WU Waseda University, Tokyo, Japan

Appendix III-- Test Facilities

88-in. = 88-inch cyclotron, Lawrence Berkeley Laboratory, Berkeley, California
BNL= Tandem Van de Graaff, Brookhaven National Laboratory, Long Island, NY
Cf-252 = A Cf-252 fission source. The data from this source is rarely given
because of inaccuracies of cross section and threshold inherent to the low
energy fission ions.
ESA= European Space Agency -- several sites
GANIL= Cyclotron for High Energy Heavy Ions; Caen, France
GSI= Cyclotron for High Energy Heavy Ions; Darmstadt, Germany
HAR= Van de Graaff at Harwell, England
IPN= Tandem Van de Graaff, Institut de Physique Nucleaire; Orsay, France
KOF= Koffler. Low energy ions.
SAT= Saturne synchrotrons, LNS, Saclay, France
TAM= Texas A & M University- Cyclotron Institute, College Station, Texas
UCL= Cyclone cyclotron, Louvain-la-Neuve, Belgium
UW= Tandem Van de Graaff, University of Washington , Seattle
WU= Waseda University, Japan

Appendix IV-- Update for Reference 6

A data page; inadvertently omitted from Ref. 6, Table 1; is included here,
in a format that fits exactly between pages 12 and 13 of Reference 6.

References

- [1] D. K. Nichols, W. E. Price, W. A. Kolasinski, R. Koga, J. C. Pickel, J. T. Blandford, A. E. Waskiewicz, " Trends in Pads Susceptibility to Single Event Upset from Heavy Ions," IEEE Trans. on Nut. Sci., NS-32, No. 6, 4189 (Dec. 1985)
- [2] D. K. Nichols, L. S. Smith, W. E. Price, R. Koga, W. A. Kolasinski, "Recent Trends in Parts SEU Susceptibility from Heavy Ions", IEEE Trans. on Nut. Sci., NS-34, No. 6, 1332 (Dec. 1987)
- [3] D. K. Nichols, L. S. (Ted) Smith, George A. Soli, R. Koga, W. A. Kolasinski, "Latest Trends in Parts SEP Susceptibility from Heavy Ions," IEEE Trans. on Nut. Sci., NS-36, No. 6, 2388 (Dec. 1989)
- [4] D. K. Nichols, L. S. Smith, H. R. Schwartz, G. Soli, K. Watson, R. Koga, W. R. Crain, K. B. Crawford, S. J. Hansel and D. J. Lau, "Update on Parts SEE Susceptibility from Heavy Ions," IEEE Trans. on Nut. Sci., NS-38, No. 6, 1529 (Dec. 1991)
- [5] D. K. Nichols, J. R. Coss, K. P. McCarty, H. R. Schwartz, L. S. Smith, G. M. Swift, R. K. Watson, R. Koga, W. R. Crain, K. B. Crawford and S. J. Hansel, "Overview of device susceptibility from heavy ions, " IEEE Workshop Record, p. 1, (July 21, 1993.)
- [6] D. K. Nichols, J. R. Coss, K. P. McCarty, H. R. Schwartz, G. M. Swift, R. K. Watson, R. Koga, W. R. Crain, K. B. Crawford, S. J. Hansel, "Trends in Device Susceptibility from Heavy Ions," IEEE Workshop Record, p. 1, (July, 1995.)
- [7] R. Koga, W. A. Kolasinski, J.V. Osborn, J. H. Elder & R. Chitty, "SEU Test Techniques... " IEEE Trans. on Nut. Sci., NS-35, No. 6.1638 (Dec. 1988)
- [8] D. K. Nichols, J. R. Coss, L. S. Smith, B. Rax, M. Huebner, K. Watson, "Full Temperature Characterization of Two Microprocessor Technologies", ibid p 1619 (Dec. 1988)
- [9] ASTM Designation: F 1192-90, "Standard Guide for the Measurement of SEP Induced by Heavy Ion Irradiation of Semiconductor Devices" ASTM, 1919 Race St., Philadelphia, Pa. 19103
- [10] D. K. Nichols, K. P. McCarty, J. R. Coss, A. Waskiewicz, J. Groninger, D. Oberg, J. Wert, P. Majewski, R. Koga, "Observations of Single Event Failure in Power MOSFETS," IEEE Workshop Record, p. 41, (July 20, 1994)
- [11] D. K. Nichols, James R. Coss, Tetsuo Miyahira, Jeffrey Titus, Dennis Oberg, Jerry Wert, Peter Majewski, John Lintz, "Update of Single Event Failure in Power MOSFETS, "IEEE Workshop Record, p. 67, (July 19, 1996)

- [12] K. LaBel, M. Gates, A. Moran, H. Kim, C. Seidleck, P. Marshall, J. Kinnison, B. Carkhuff, "Radiation Effect Characterization and Test Methods of Single-Chip and Multi-Chip Stacked 16 MBit DRAMs", IEEE Trans. on Nut. Sci, NS-43, No. 6,2974 (Dec., 1996)
- [13] T. Matsukawa, S. Mori, T. Tanii, T. Arimura, M. Koh, K. Igarishi, T. Sugimoto, and I. Ohdomari, "Evaluation of Soft-Error Hardness of DRAMs under Quasi-Heavy Ion Irradiation Using He Single Ion Microprobe Technique," IEEE Trans. on Nut. Sci, NS-43, No. 6, 2849 (Dec., 1996)
- [14] H. R. Schwartz, D. K. Nichols&A. H. Johnston, "Single Event Upset in Flash Memories," IEEE Trans. on Nut. Sci, NS-44, No. 6 (accepted Dec., 1997)
- [15] R. Harboe-Sorensen & R. Müller, ESA Rept. EWP-1 859, "Radiation Testing of UV-EPROMS, Flash-EPROMs and EtEPROMs for Space Applications, (Jan., 1996)
- [16] RADATA may be accessed via WWW using URL: <http://radnet.jpl.nasa.gov> or via MODEM at BBS# (818) 393-1 725 up to 14.4K baud--8N1 or via INTERNET with FTP: radnet.jpl.nasa.gov (137.79.152.10), USERID: anonymous, PASSWORD: your- email-address. RADATA BBS also supports Remote Imaging Protocol (RIP) and is available for users who use a communication software that supports RIP. For support, call Sam Farmanesh:
Voice: (81 8)354-1 968
FAX: (81 8)393-4559
e-mail: farmanesh @jpl.nasa.gov
- [17] R. Katz, NASA EEE Links, Vol 2, No. 3 (Nov., 1996) and Vol 3, No. 1 (March, 1997)
- [18] D. K. Nichols, J. R. Coss, T. F. Miyahira, H. R. Schwartz, "Heavy Ion and Proton Induced Single Event Transients in Comparators, " IEEE Trans. on Nut. Sci, NS-43, No. 6,2960 (Dec., 1996)
- [19] T. T. Turf llinger, M.V. Davey & B. M. Mappes, "Single Event Effects in Analog-to-Digital Converters; "Device Performance and System Impact," IEEE Trans. on Nuclear Science, NS-41, No. 6,2187 (Dec., 1994)

Appendix IV

Table 1 SEU Data

Test Org.	Device	Function	Technology	Mfr	Bits	Effective LET... Threshold	Device Cross Section (cm ²)...	Cross Section P _c , Bit/sqmic	Facility	Remarks
9	ESA	HM62256	97AM	CMOS	HTC	32Kx8	3	—	200	IPN & BNL
9	CNES	HM6256R	SRAM	CMOS	HTC	32Kx8	<17	—	300	IPN
9	CNES	HM6282H	SRAM	DC 9249	HTC	32Kx8	1.7	—	40	IPN
9	ESA	HM6264	SRAM	CMOS	HTC	8Kx8	-5	—	1509 LET=13, then LU	BNL
9	ESA	HM6264A	SRAM	CMOS	HTC	8Kx8	-5	—	150	IPN
9	MMS	MSM8128	SRAM	—	HTC	128Kx8	—	—	—	GANIL
9	MMS	HM628128	SRAM	CMOS/epi	HTC	128Kx8	—	—	—	GANIL
9	GOD	HM628126	SRAM	CMOS/epi	HTC	128Kx8	<14	33 dyn, 0 2 static	Multiple bits per strike	BNL
9	ESA	HM628128	SRAM	CMOS	HTC	128Kx8	-3	—	40	IPN
9	MMS	HM628128	SRAM	CMOS/epi	HTC	128Kx8	—	—	—	GANIL
9	J/A	HM628126	SRAM	NMOS/CMOS	HTC	128Kx8	4	0.6	60	88-in
9	EsA	HM628512	SRAM	CMOS	HTC	512Kx8	-2	—	60	BNL
9	IBM	2568CRH	SRAM	RHCMOS/Manassas)	IBM	32Kx8	>100	No upset	No upset	BNL
9	GDD	70V25	SRAM	CMOS	IDT	16 bit wide, dual	<346	—	50.	BNL
9	AJH	10771256	SRAM	NMOS/CMOS	IDT	32Kx8	25	0.2	—	88 In & Bevalac
9	CNES	1077134	SRAM	CMOS	IDT	4Kx8	<17	—	300	IPN
9	IBM	IMS1601EPI	SRAM	CMOS nonradhard	ISM	64Kx1	-2	0.4	includes multiple errors	88-in
9	CERT	IN1630SL	SRAM	—	ISM	8Kx8	—	0.4	double bit errors per data byte	IPN
9	ESA	MARS94 Flight Part	SRAM	CMOS Process S06A	MCN	32Kx8	-1.5	—	5	BNL
9	CNES	MT5C1001	SRAM	CMOS	MCN	1Mx1	<0.3	0.5	40 to 70 (pattern dependent)	IPN
9	MMs	MT5C1008	SRAM	MCN	128Kx8	—	—	—	—	GANIL
9	CERT	MT5C1008	SRAM	MCN	128Kx8	0.6	1 (worst "all 1's")	Includes multiple errors	IPN	
9	CNES	MT5C1008	SRAM	CMOS	MCN	128Kx8	<17	1.8	2510 150 (pattern dependent)	IPN
9	CNES	MT5C1009	SRAM	CMOS/epi [LCRP1 Ref 1]	MCN	128Kx8	<17, <7 @ 10%	2E-3	029 checked address	IPN
9	A	MT5C1008	SRAM	CMOS/epi [LCRP?]	MCN	128Kx8	40 70% sat	2E-3	Single-word multiple upsets (SMUs) 88-in	IPN
9	MMS	MT5C1008C	SRAM	CMOS/bulk	MCN	128Kx8	—	—	—	GANIL
9	CNES	MT5C1009	SRAM	Dale Code "ES"	MCN	128Kx8	<17	—	0.01 to 1.2 (pattern dependent)	IPN
9	CNES	MT5C1009	SRAM	CMOS/epi (0.65 micron feature)	MCN	32Kx8	<14	006 & 04 (Remarks)	—	BNL
9	J	MT5C2568	SRAM	CMOS/epi (0.65 micron feature)	MCN	32Kx8	<14	003 (worst "all 1's")	—	BNL
9	J	MT5C2568-35	SRAM	CMOS/epi (suffix=read/write(ns))	MCN	32Kx8	<14	003 (worst "all 1's")	—	BNL
9	J	MT5C2568-70	SRAM	CMOS/epi (suffix=read/write(ns))	MCN	32Kx8	<14	003 (worst "all 1's")	—	BNL
9	ESA	MT5C2568C	SRAM	CMOS	MCN	32Kx8	<17	—	150	IPN
9	CERT	MT5C2568C	SRAM	MCN	32Kx8	1	035	—	—	IPN
9	J	MSM8128K	SRAM	CMOS?	MOC	128Kx8	2.6	4E-3 (LET=26)	—	BNL
9	J	MSM8128KL	SRAM	CMOS	MOC	128Kx8	28	4E-3 (LET=26)	—	BNL
9	ESA	MHS65162	SRAM	CMOS/epi	MTA	2Kx8	—	1.2E-2 (LET=20)	70 (LET=20)	GSI Microprobe
9	ESA	MHS65162	SRAM	CMOS/epi (10 micron)	MTA	2Kx8	4	3E-2 (LET=35)	—	GSI/SIS
9	CERT	HM65641	SRAM	—	MTA	8Kx8	4	0.2	—	IPN
9	CNES	HM65656	SRAM	SCMOS/epi [high performance]	MTA	32Kx8	17	0.1	300	IPN
9	EsA	MHS65664	SRAM	CMOS/epi (5 microns)	MTA	8Kx8	<10	! 2E-2	—	GSI/SIS
9	CERT	HM65664	SRAM	—	MTA	8Kx8	5	0.4	—	IPN
9	CNES	D431000	SRAM	—	NEC	128Kx8	<3	—	Double hits	IPN
9	CNES	04325.5	SRAM	—	NEC	32Kx8	<3	—	Double hits	IPN
9	A	UPD43256A	SRAM	CMOS/NMOS	NEC	32Kx8	3	0.4	—	#/in
9	CNE S	CXK581000	SRAM	DC 9352	SNY	128Kx8	<17	0 to 7 (pattern dependent)	IPN	
9	J	CXK581000P-10LL	SRAM	CMOS/NMOS	SNY	128Kx8	14	018	suggests multiple errors	BNL
9	CNES	CXK581001	SRAM	DC 9150/9151	SNY	128Kx8	<17	—	D 2 to 4 (pattern dependent)	IPN
9	CNES	CXK58257	SRAM	—	SNY	32Kx8	<3	—	—	IPN
9	MMs	SMJ4C251	SRAM (Video)	CMOS-1 micron	TIX	256Kx4	0.5	—	! 20	MMS/GANIL
9	IBM	IMS161EPI	SRAM	CMOS/epi	TMS11	64Kx1	3	0.3	88-in	IPN
9	R	UT67164	SRAM	CMOS "prototype flow"	UTM	6K.6	>37	No upset	No upset	BNL
10	GDO	MB8116400-60PJ	DRAM	CMOS	Fuj	4Mx4	<14	3.5	—	BNL
10	CNES	01 G9274	DRAM	Date Code ES	IBM	1Mx4	25	—	24	IPN
10	JLoral	LUNA-CDD3	DRAM	CMOS/epi with ECC-- off	IBM	4Mx4	4 @ 3.14V	—	2	BNL
10	CNES/ALC	LUNA-C	DRAM	CMOS/epi with ECC-- off or on IBM	IBM	4Mx4	-3 @ 3.6V	-0.2 ECC off, 3E-3 on	—	BNL, S IPN
10	CNES/ALC	LUNA-E	DRAM	CMOS/epi without ECC	IBM	4Mx4	-30 5V	-0.1	—	BNL, 6 IPN
10	ESA	MT4C4001JC	DRAM	engr sample-shrunk 06rn, c line	MCN	1Mx4	-15	—	40 to 80	IPN
10	CNES	MT4C4001	DRAM	DC 9109 & 9248	MCN	1Mx4	<0.4 to <1.7	—	5010150	IPN
10	GDO	MT4CM4B1DW	DRAM	CMOS	MCN	4Mx4	<14	LU obscures it	—	BNL
10	JTRW	—	DRAM	OKI	4M	<1	—	—	-50	BNL/B8Bn
10	GDD	KM44C4000AJ-7	DRAM	CMOS	SAM	4Mx4	<146	—	17	BNL
10	IBM	SMJ4C12825	DRAM	CMOS	TIX	16Kx8	Rates given	—	—	BNL
10	IBM	44400	DRAM	—	TIX	1Mx4	—	—	—	BNL
10	CNES	SMJ44100	DRAM	Date Code ES	TIX	4Mx1	<0.4	—	>24	IPN
										No LU >80 SEFI d LET-50 LaBel test 5/94 No LU Eoffet et al IEEE93 Proton data exists No LU >12003 42V T Scott, Loral Internal Rep #94 GW3 008 (B3/1/94) No LU >120 Row & column errors unaffected by ECC Calvel/IEEE94 No LU >120 DC 9244 Process D15B Harboe Sorensen RADEC93 p 490 No LU Eoffet IEEE93 Workshop Stuck bits Proton data exist LU 12 to 26, 2E 4cm2 LaBel Test 5/94 No LU >60 SEFI LET (t _h) = 16, 700 sqmic IF/FE model G Swift 94 SEFI Sympo No LU >110 Stuck bits & SEFI at LET >60 DC 40BY LaBel 7/94 The data here were taken as a subset of the TIXSM120F15.DS.P5/93 No LU Soft error data exist Stuck bits Proton upset data exist T Scott, 9/94 No LU Eoffet et al IEEE93 Proton data exists See, preceding entry